74ACTQ74

74ACTQ74 Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)

74ACTQ74 Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop

May 2007

74ACTQ74 Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop
Features
ICC reduced by 50% Guaranteed simultaneous switching noise level and

General Description
The 74ACTQ74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positivegoing pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input. The ACTQ74 utilizes Fairchild Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet SeriesTM features GTOTM output control and undershoot corrector in addition to a split ground bus for superior performance. Asynchronous Inputs:
LOW input to SD (Set) sets Q to HIGH level LOW input to CD (Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on CD and SD makes both Q and

dynamic threshold performance
Guaranteed pin-to-pin skew AC performance Improved latch-up immunity 4kV minimum ESD immunity TTL-compatible inputs

Q HIGH

Ordering Information
Order Number
74ACTQ74SC 74ACTQ74SJ

Package Number
M14A M14D

Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

Connection Diagram

Pin Descriptions
Pin Names
D1, D2 CP1, CP2 CD1, CD2 SD1, SD2 Q1, Q1, Q2, Q2

Description
Data Inputs Clock Pulse Inputs Direct Clear Inputs Direct Set Inputs Outputs

FACTTM, FACT Quiet SeriesTM, and GTOTM are trademarks of Fairchild Semiconductor Corporation. 1993 Fairchild Semiconductor Corporation 74ACTQ74 Rev. 1.4 www.fairchildsemi.com