74ALVC16373 Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs
Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)
74ALVC16373 Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs
October 2001 Revised May 2005
74ALVC16373 Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs
General Description
The ALVC16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in a high impedance state. The 74ALVC16373 is designed for low voltage (1.1V to 3.6V) VCC applications with I/O compatibility up to 3.6V. The 74ALVC16373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.
Features
s 1.1V to 3.6V VCC supply operation s 3.6V tolerant inputs and outputs s tPD (In to On)
3.5 ns max for 3.0V to 3.6V VCC 3.9 ns max for 2.3V to 2.7V VCC 6.8 ns max for 1.65V to 1.95V VCC
s Power-off high impedance inputs and outputs s Support live insertion and withdrawal (Note 1) s Uses patented noise/EMI reduction circuitry s Latchup conforms to JEDEC JED78 s ESD performance:
Human body model 2000V Machine model 200V
s Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)
Note 1: To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.
Ordering Code:
Order Number 74ALVC16373GX (Note 2) 74ALVC16373MTD (Note 3) Package Number BGA54A (Preliminary) MTD48 Package Description 54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL] 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Note 2: BGA package available in Tape and Reel only. Note 3: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.
Logic Symbol
2005 Fairchild Semiconductor Corporation
DS500687
74ALVC16373 Datasheet Fairchild Download PDF
Add this permalink to your bookmarks for future download of 74ALVC16373 datasheet
Permalink: http://datasheet.emcelettronica.com/fairchild/74ALVC16373

Recent comments
4 days 2 hours ago
1 week 1 day ago
1 week 1 day ago
3 weeks 3 days ago
3 weeks 3 days ago
4 weeks 3 days ago
4 weeks 3 days ago
5 weeks 1 day ago
5 weeks 1 day ago
5 weeks 1 day ago