74LVX174

74LVX174 Low Voltage Hex D-Type Flip-Flop with Master Reset

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)

74LVX174 Low Voltage Hex D-Type Flip-Flop with Master Reset

May 1993 Revised October 2003

74LVX174 Low Voltage Hex D-Type Flip-Flop with Master Reset
General Description
The LVX174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

Features
s Input voltage level translation from 5V to 3V s Ideal for low power/low noise 3.3V applications s Guaranteed simultaneous switching noise level and dynamic threshold performance

Ordering Code:
Order Number 74LVX174M 74LVX174SJ 74LVX174MTC Package Number M16A M16D MTC16 Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols

Connection Diagram

IEEE/IEC

Pin Descriptions
Pin Names D0 D5 CP MR Q0 Q5 Description Data Inputs Clock Pulse Input Master Reset Input Outputs

2003 Fairchild Semiconductor Corporation

DS011607

www.fairchildsemi.com