5476| Datasheet

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)

5476 DM5476 DM7476 Dual Master-Slave J-K Flip-Flops with Clear Preset and Complementary Outputs

June 1989

5476 DM5476 DM7476 Dual Master-Slave J-K Flip-Flops with Clear Preset and Complementary Outputs
General Description
This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs The J and K data is processed by the flip-flop after a complete clock pulse While the clock is low the slave is isolated from the master On the positive transition of the clock the data from the J and K inputs is transferred to the master While the clock is high the J and K inputs are disabled On the negative transition of the clock the data from the master is transferred to the slave The logic state of J and K inputs must not be allowed to change while the clock is high The data is transfered to the outputs on the falling edge of the clock pulse A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs

Features
Y

Alternate Military Aerospace device (5476) is available Contact a National Semiconductor Sales Office Distributor for specifications

Connection Diagram
Dual-In-Line Package

Function Table
Inputs PR L H L H H H H CLR H L L H H H H CLK X X X J X X X L H L H K X X X L L H H Outputs Q Q

H L L H H H Q0 Q0 H L L H Toggle

H e High Logic Level L e Low Logic Level X e Either Low or High Logic Level
e Positive pulse data The J and K inputs must be held constant while the clock is high Data is transfered to the outputs on the falling edge of the clock pulse
TL F 6528 1

Order Number 5476DMQB 5476FMQB DM5476J DM5476W or DM7476N See NS Package Number J16A N16E or W16A

e This configuration is nonstable that is it will not persist when the preset and or clear inputs return to their inactive (high) level

Q0 e The output logic level before the indicated input conditions were established Toggle e Each output changes to the complement of its previous level on each complete active high level clock pulse

C1995 National Semiconductor Corporation

TL F 6528

RRD-B30M105 Printed in U S A