74AUP1GU04_2| Datasheet
Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)
74AUP1GU04
Low-power unbuffered inverter
Rev. 02 -- 3 August 2006 Product data sheet
1. General description
The 74AUP1GU04 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible families. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. The 74AUP1GU04 provides the single unbuffered inverting gate.
2. Features
s Wide supply voltage range from 0.8 V to 3.6 V s High noise immunity s ESD protection: x HBM JESD22-A114-C Class 3A. Exceeds 5000 V x MM JESD22-A115-A exceeds 200 V x CDM JESD22-C101-C exceeds 1000 V s Low static power consumption; ICC = 0.9 uA (maximum) s Latch-up performance exceeds 100 mA per JESD 78 Class II s Inputs accept voltages up to 3.6 V s Multiple package options s Specified from -40 C to +85 C and -40 C to +125 C
3. Ordering information
Table 1. Ordering information Package Temperature range Name 74AUP1GU04GW 74AUP1GU04GM 74AUP1GU04GF -40 C to +125 C -40 C to +125 C -40 C to +125 C TSSOP5 XSON6 XSON6 Description plastic thin shrink small outline package; 5 leads; body width 1.25 mm Version SOT353-1 Type number
plastic extremely thin small outline package; no leads; SOT886 6 terminals; body 1 1.45 0.5 mm plastic extremely thin small outline package; no leads; SOT891 6 terminals; body 1 1 0.5 mm
74AUP1GU04_2 Datasheet nxp Download PDF
Add this permalink to your bookmarks for future download of 74AUP1GU04_2 datasheet
Permalink: http://datasheet.emcelettronica.com/nxp/74AUP1GU04_2

Recent comments
1 week 13 hours ago
1 week 13 hours ago
1 week 13 hours ago
1 week 13 hours ago
1 week 14 hours ago
1 week 15 hours ago
1 week 15 hours ago
1 week 15 hours ago
1 week 15 hours ago
1 week 15 hours ago