74AC157| Datasheet

74AC157, 74AC157MTR, 74AC157TTR

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)


74AC157
QUAD 2 CHANNEL MULTIPLEXER
s s

s

s

s

s

s

s

s

HIGH SPEED: tPD = 4ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4uA(MAX.) at TA=25 C HIGH NOISE IMMUNITY: VNIH = V NIL = 28 % VCC (MIN.) 50 TRANSMISSION LINE DRIVING CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 24mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 157 IMPROVED LATCH-UP IMMUNITY

DIP

SOP

TSSOP

ORDER CODES
PACKAGE DIP SOP TSSOP TUBE 74AC157B 74AC157M T&R 74AC157MTR 74AC157TTR

DESCRIPTION The 74AC157 is an advanced high-speed CMOS QUAD 2-CHANNEL MULTIPLEXER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS tecnology. It consists of four 2-input digital multiplexer with common SELECT and STROBE inputs. It is a non-inverting multiplexer. When the STROBE

input is held high selection of data is inhibit and all the outputs become low. The SELECT decoding determines whether the A or B inputs get routed to their corresponding Y outputs. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

April 2001

1/10


74AC157 Datasheet st Download PDF

Add this permalink to your bookmarks for future download of 74AC157 datasheet

Permalink: http://datasheet.emcelettronica.com/st/74AC157

-->