74AC16245| Datasheet

74AC16245, 74AC16245TTR

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)

74AC16245
16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS (NON INVERTED)
s

s s

HIGH SPEED: tPD = 4.5 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 uA (MAX.) at TA=25 C HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 24 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC(OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 16245 IMPROVED LATCH-UP IMMUNITY

TSSOP

ORDER CODES
PACKAGE TSSOP TUBE T&R 74AC16245TTR

PIN CONNECTION

DESCRIPTION The 74AC16245 is an advanced high-speed CMOS 16-BIT BUS TRANSCEIVER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. This IC is intended for two-way asynchronous communication between data busses; the direction of data transmission is determined by DIR input. The enable input G can be used to disable the device so that the busses are effectively isolated. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage. All floating bus terminals during High Z State must be held HIGH or LOW.

July 2003

1/9