74AC299| Datasheet

74AC299, 74AC299MTR, 74AC299TTR

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)


74AC299
8 BIT PIPO SHIFT REGISTER WITH ASYNCHRONOUS CLEAR
s s s

s

s

s

s

s

s

s

HIGH SPEED: fMAX = 240MHz (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 8uA(MAX.) at TA=25 C HIGH NOISE IMMUNITY: VNIH = V NIL = 28 % VCC (MIN.) 50 TRANSMISSION LINE DRIVING CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 24mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 299 IMPROVED LATCH-UP IMMUNITY

DIP

SOP

TSSOP

ORDER CODES
PACKAGE DIP SOP TSSOP TUBE 74AC299B 74AC299M T&R 74AC299MTR 74AC299TTR

DESCRIPTION The 74AC299 is an advanced high-speed CMOS 8-BIT PIPO SHIFT REGISTER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. These devices have four modes (HOLD, SHIFT LEFT, SHIFT RIGHT and LOAD DATA). Each mode is chosen by two function select inputs (S0,

S1) as shown in the Truth Table. When one or both enable inputs, (G1, G2) are high, the eight input/output terminals are in the high-impedance state; however sequential operation or clearing of the register is not affected. Clear function is asynchronous to clock. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

April 2001

1/13


74AC299 Datasheet st Download PDF

Add this permalink to your bookmarks for future download of 74AC299 datasheet

Permalink: http://datasheet.emcelettronica.com/st/74AC299

-->