74LVQ14| Datasheet

74LVQ14, 74LVQ14MTR, 74LVQ14TTR

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)

74LVQ14
LOW VOLTAGE CMOS HEX SCHMITT INVERTER
s

s s

HIGH SPEED: tPD = 6 ns (TYP.) at VCC = 3.3 V HYSTERESIS INPUT VOLTAGE: VH = 650mV (TYP.) at VCC = 3.0 V COMPATIBLE WITH TTL OUTPUTS LOW POWER DISSIPATION: ICC = 2uA(MAX.) at TA=25 C LOW NOISE: VOLP = 0.3V (TYP.) at VCC = 3.3V 75 TRANSMISSION LINE DRIVING CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 12mA (MIN) at VCC = 3.0 V PCI BUS LEVELS GUARANTEED AT 24 mA BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC(OPR) = 2V to 3.6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 14 IMPROVED LATCH-UP IMMUNITY

SOP

TSSOP

Table 1: Order Codes
PACKAGE SOP TSSOP T&R 74LVQ14MTR 74LVQ14TTR

DESCRIPTION The 74LVQ14 is a low voltage CMOS HEX SCHMITT INVERTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and low noise 3.3V applications. The internal circuit is composed of 3 stages Figure 1: Pin Connection And IEC Logic Symbols

including buffer output, which enables high noise immunity and stable output. Pin configuration and function are the same as those of the 74LVQ04 but the 74LVQ14 has hysteresis between the positive and negative input threshold typically of 650mV. This together with its schmitt trigger function allows it to be used on line receivers with slow rise/fall input signals. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

July 2004

Rev. 5

1/11