74LVX16244| Datasheet

74LVX16244, 74LVX16244TTR

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)

74LVX16244
16-BIT BUS BUFFER (NON INVERTED) WITH 3-STATE OUTPUTS, 5V TOLERANT INPUT
s s s

s s

HIGH SPEED: tPD = 5.3 ns (TYP.) at VCC = 3V 5V TOLERANT INPUT LOW POWER DISSIPATION: ICC = 4 uA (MAX.) at TA=25 C INPUT VOLTAGE LEVEL : VIL= 0.8, VIH=2V AT VCC=3V POWER DOWN PROTECTION ON INPUTS & OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 4 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC(OPR) = 2V to 3.6V (1.2V Data Retention) IMPROVED LATCH-UP IMMUNITY LOW NOISE: VOLP = 0.3V (TYP.) AT VCC=3V

TSSOP

ORDER CODES
PACKAGE TSSOP TUBE T&R 74LVX16244TTR

PIN CONNECTION

DESCRIPTION The 74LVX16244 is an advanced high-speed CMOS 16-BIT BUS BUFFER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. Any nG output control governs four BUS BUFFERS. Output Enable inputs (nG) tied together give full 16 bit operation. When nG is LOW, the outputs are enabled. When nG is HIGH, the output are in high impedance state. The device is designed to be used with 3-state memory address drivers, etc. Power down protection is provided on all inputs and outputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

February 2003

1/10