74LVX3245| Datasheet

74LVX3245, 74LVX3245MTR, 74LVX3245TTR

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)

74LVX3245
OCTAL DUAL SUPPLY BUS TRANSCEIVER
s

s s

HIGH SPEED: tPD = 8ns (MAX.) at TA=25 C VCCA = 3.3V, VCCB = 5.0V LOW POWER DISSIPATION: ICCA = ICCB = 5uA(MAX.) at TA=25 C LOW NOISE: VOLP =0.3V (TYP.) at VCC =3.3V SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 24mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCCA(OPR) = 2.7V to 3.6V (1.2V Data Retention) VCCB(OPR) = 4.5V to 5.5V (1.2V Data Retention) PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 3245 IMPROVED LATCH-UP IMMUNITY

SOP

TSSOP

Table 1: Order Codes
PACKAGE SOP TSSOP T&R 74LVX3245MTR 74LVX3245TTR

DESCRIPTION The 74LVX3245 is a dual supply low voltage CMOS OCTAL BUS TRANSCEIVER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. Designed for use as an interface between a 5V bus and a 3.3V bus in a mixed 5V/3.3V supply systems, it achieves high speed operation while maintaining the CMOS low power dissipation.

This IC is intended for two-way asynchronous communication between data buses and the direction of data transmission is determined by DIR input. The enable input G can be used to disable the device so that the buses are effectively isolated. The A-port interfaces with the 3V bus, the B-port with the 5V bus. All inputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

Figure 1: Pin Connection And IEC Logic Symbols

August 2004

Rev. 4

1/13