74LX1G00| Datasheet

74LX1G00, 74LX1G00CTR, 74LX1G00STR

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)


74LX1G00
SINGLE 2-INPUT NAND GATE
s s s

s

s

s

s

s

5V TOLERANT INPUTS HIGH SPEED: tPD = 4.7ns (MAX.) at VCC = 3V LOW POWER DISSIPATION: ICC = 1uA (MAX.) at TA = 25 C POWER DOWN PROTECTION ON INPUTS AND OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 24mA (MIN) at VCC = 3V BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC(OPR) = 1.65V to 5.5V (1.2V Data Retention) IMPROVED LATCH-UP IMMUNITY

SOT23-5L

SOT323-5L

ORDER CODES
PACKAGE SOT23-5L SOT323-5L T&R 74LX1G00STR 74LX1G00CTR

DESCRIPTION The 74LX1G00 is a low voltage CMOS SINGLE 2-INPUT NAND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output.

Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V. All inputs and outputs are equipped with protection circuits against static discharge.

PIN CONNECTION AND IEC LOGIC SYMBOLS

April 2004

1/10


74LX1G00 Datasheet st Download PDF

Add this permalink to your bookmarks for future download of 74LX1G00 datasheet

Permalink: http://datasheet.emcelettronica.com/st/74LX1G00

-->