M50FLW080A| Datasheet

M50FLW080A, M50FLW080AK5G, M50FLW080AK5TG, M50FLW080AN5G, M50FLW080AN5TG, M50FLW080ANB5G, M50FLW080ANB5TG, M50FLW080B, M50FLW080BK5G, M50FLW080BK5TG, M50FLW080BN5G, M50FLW080BN5TG, M50FLW080BNB5TG

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)

M50FLW080A M50FLW080B
8-Mbit (13 x 64-Kbyte Blocks + 3 16 4 Kbyte Sectors) 3-V supply, Firmware Hub / low-pin-count Flash memory
Feature summary

Flash memory Compatible with either the LPC interface or the FWH interface (Intel Spec rev1.1) used in PC BIOS applications 5-signal communication interface supporting Read and Write operations 5 additional general-purpose inputs for platform design flexibility Synchronized with 33 MHz PCI clock 16 blocks of 64 Kbytes 13 blocks of 64 Kbytes each 3 blocks, subdivided into 16 uniform sectors of 4 Kbytes each Two blocks at the top and one at the bottom (M50FLW080A) One block at the top and two at the bottom (M50FLW080B) Enhanced security Hardware Write Protect pins for block protection Register-based Read and Write Protection Individual Lock Register for each 4 KByte sector Supply voltage VCC = 3.0 to 3.6 V for Program, Erase and Read operations VPP = 12 V for Fast Program and Erase Two interfaces Auto Detection of Firmware Hub (FWH) or Low Pin Count (LPC) memory cycles for embedded operation with PC chipsets Address/Address Multiplexed (A/A Mux) interface for programming equipment com
patibility. Programming time: 10 us typical

PLCC32 (K)

TSOP32 (NB) 8 14 mm

TSOP40 (N) 10 20 mm

Program/Erase Controller Embedded Program and Erase algorithms Status Register bits Program/Erase Suspend Read other Blocks/Sectors during Program Suspend Program other Blocks/Sectors during Erase Suspend ELectronic signature Manufacturer Code: 20h Device Code (M50FLW080A): 80h Device Code (M50FLW080B): 81h Packages ECOPACK (RoHS compliant)

October 2006

Rev 4

1/64
www.st.com 1