M74HC563| Datasheet

M74HC563, M74HC563B1R, M74HC563RM13TR

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)

M74HC563
OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT INVERTING
s

HIGH SPEED: tPD = 13ns (TYP.) at VCC = 6V LOW POWER DISSIPATION: ICC = 4uA(MAX.) at TA=25 C HIGH NOISE IMMUNITY: VNIH = V NIL = 28 % VCC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 6mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL WIDE OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 563

DIP

SOP

TSSOP

ORDER CODES
PACKAGE DIP SOP TSSOP TUBE M74HC563B1R M74HC563M1R T&R M74HC563RM13TR M74HC563TTR

DESCRIPTION The M74HC563 is an high speed CMOS OCTAL LATCH WITH 3-STATE OUTPUTS fabricated with silicon gate C2MOS technology. This 8-BIT D-Type latches is controlled by a latch enable input (LE) and output enable input (OE). While the LE input is held at a high level, the Q outputs will follow the data input inversely. When the LE is taken, the Q outputs will be latched inversely at the logic level of D input data.

While the OE input is at low level, the eight outputs will be in a normal logic state (high or low logic level) and while OE is in high level the outputs will be in a high impedance state. The 3-State output configuration and the wide choice of outline make bus organized system simple. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

July 2001

1/12