M74HC597| Datasheet

M74HC597, M74HC597B1R, M74HC597RM13TR

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)


M74HC597
8 BIT LATCH/SHIFT REGISTER
s

s

s

s

s

s

s

HIGH SPEED : fMAX = 50 MHz (TYP.) at VCC = 6V LOW POWER DISSIPATION: ICC =4uA(MAX.) at TA=25 C HIGH NOISE IMMUNITY: VNIH = V NIL = 28 % VCC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 4mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL WIDE OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 597

DIP

SOP

TSSOP

ORDER CODES
PACKAGE DIP SOP TSSOP TUBE M74HC597B1R M74HC597M1R T&R M74HC597RM13TR M74HC597TTR

DESCRIPTION The M74HC597 is an high speed CMOS 8 BIT PIPO SHIFT REGISTER fabricated with silicon gate C2MOS technology. This devices comes in a 16-pin package and consist of an 8-bit storage latch feeding a parallel in, serial out 8-bit shift register. Both the storage

register and shift register have positive edge triggered clocks. The shift register also has direct load (from storage) and clear inputs. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

July 2001

1/14


M74HC597 Datasheet st Download PDF

Add this permalink to your bookmarks for future download of M74HC597 datasheet

Permalink: http://datasheet.emcelettronica.com/st/M74HC597

-->