M74HCT540| Datasheet

M74HCT540, M74HCT540B1R, M74HCT540RM13TR

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)


M74HCT540
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED)
s

s

s

s

s

s

HIGH SPEED: tPD = 12ns (TYP.) at VCC = 4.5V LOW POWER DISSIPATION: ICC = 4uA(MAX.) at TA=25 C COMPATIBLE WITH TTL OUTPUTS : VIH = 2V (MIN.) VIL = 0.8V (MAX) BALANCED PROPAGATION DELAYS: tPLH tPHL SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 6mA (MIN) PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 540

DIP

SOP

TSSOP

ORDER CODES
PACKAGE DIP SOP TSSOP TUBE M74HCT540B1R M74HCT540M1R T&R M74HCT540RM13TR M74HCT540TTR

DESCRIPTION The 74HCT540 is an advanced high-speed CMOS OCTAL BUS BUFFER (3-STATE) fabricated with silicon gate C2MOS technology. The M74HCT540 is an inverting buffer. The 3-STATE control gate operates as a two input AND such that if either G1 and G2 are high, all eight output are in the high impedance state. In order to enhance PC board layout the M74HCT540 offer a pinout having inputs and outputs on opposite sides of the package.

The M74HCT540 is designed to directly interface HSC2MOS systems with TTL and NMOS components. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

August 2001

1/9


M74HCT540 Datasheet st Download PDF

Add this permalink to your bookmarks for future download of M74HCT540 datasheet

Permalink: http://datasheet.emcelettronica.com/st/M74HCT540

-->