STG3684A| Datasheet

STG3684A, STG3684ADTR, STG3684AQTR, STG3684AUTR

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)

STG3684A
Low voltage 0.5 max dual SPDT switch with break-before-make
Features

Ultra low power dissipation: ICC = 0.2 A (max.) at TA = 85 C Low ON resistance VIN = 0 V: RON = 0.45 (max. TA = 25 C) at VCC = 4.3 V RON = 0.50 (max. TA = 25 C) at VCC = 3.6 V RON = 0.50 (max. TA = 25 C) at VCC = 3.0 V Wide operating voltage range: VCC (OPR) = 1.65 to 4.3 V single supply 4.3 V tolerant and 1.8 V compatible threshold on digital control input at VCC = 2.3 to 4.3 V Latch-up performance exceeds 300 mA (JESD 17) ESD performance: HMB > 2 kV (MIL STD 883 method 3015) It offers very low ON resistance (RON < 0.5 ) at VCC = 3.0 V. The nIN inputs are provided to control the independent channel switches nS1 and nS2. The switches nS1 are ON (connected to common ports Dn) when the nIN input is held high and OFF (state of high impedance exists between the two ports) when nIN is held low. The switches nS2 are ON (connected to common ports Dn) when the nIN input is held low and OFF (state of high impedance exists between the two ports) when IN is held high. Additional key features are fast switc
hing speed, break-before-make delay time and ultra low power consumption. All inputs and outputs are equipped with protection circuits against static discharge, giving them ESD and excess transient voltage immunity.

DFN10L (2.3 x 2 mm)

QFN10L (1.8 x 1.4 mm)

Description
The STG3684A is a high-speed CMOS dual analog SPDT (single-pole dual-throw) switch or dual 2:1 multiplexer/demultiplexer bus switch fabricated using silicon gate C2MOS technology. Designed to operate from 1.65 to 4.3 V, this device is ideal for portable applications.

Table 1.

Device summary
Order code STG3684AUTR STG3684ADTR Package QFN10L (1.8 x 1.4 mm) DFN10L (2.3 x 2 mm) Rev 6 Packaging Tape and reel Tape and reel 1/28
www.st.com 28

November 2007