STSMIA832| Datasheet

STSMIA832, STSMIA832TBR

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)

STSMIA832
1.8V/2.8V High speed dual differential line receivers, standard mobile imaging architecture (SMIA) decoder deserializer
Feature summary
s

Sub-low voltage differential signaling inputs: VID = 100mV MIN. with RT = 100, CL = 10pF High signaling rate: fIN = 650 Mbps MAX (D+,D-,STRB+,STRB-) fOUT = 82 MHz MAX (CLK) fOUT = 82 Mbps MAX (for each data line D1-D8) Very high speed strobe to clock: tpLH~tpHL=5.2ns (TYP) at VDD=2.8V; VL=1.8V Operating voltage range: VDD(OPR) = 2.65V to 3.6V VL(OPR) =1.65V to 1.95V Symmetrical output impedance (D1-D8, HSYNC, V-SYNC, CLK): IIOHI=IOL=4mA (MIN) at VDD=2.65V;VL=1.8V Low power dissipation (DISABLED: EN=Gnd): ISOFF = IDD + IL = 10 uA (Max) SMIA specification compliant CLASS 0 and CLASS 1,2 supported (config by CLASS_SEL) CMOS logic input threshold (EN, SYNC_SEL, CLASS_SEL): VIL = 0.3xVL; VL = 1.65V to 1.95V VIH = 0.7xVL; VL = 1.65V to 1.95V 3.6V tolerant on inputs (EN, SYNC_SEL, CLASS_SEL) 32 BIT synchronization codes (SOF, EOF, SOL, EOL) Leadfree uTFBGA package (RoHS Restriction of hazardous substances)

uTFBGA25

Description
The STSMIA832 receiver converts the subLVDS clock/datastream (up to 650 Mbps throughput bandwidth) back into parallel 8 bits of CMOS/LVTTL. The device recognizes the SMIA 32 bit start of frame (SOF), end of frame (EOF), start of line (SOL) and end of line (EOL) sequences to generate the H-SYNC and V-SYNC signals. Output LVTTL clock (up to 82 MHz) is transmitted in parallel with data. Output data are rising-edge strobes. This chipset is an ideal means to link mobile camera modules to Baseband processors. In order to minimize static current consumption, it is possible to shut down the device when the interface is not being used by a power-down (EN) pin that reduces the Maximum Current Consumption to 10 uA making this device ideal for portable applications like Mobile Phone and Portable Battery Equipment. A configurable input (Class_Sel) is provided to select different CLASS (0 or 1,2) mode inside the SMIA STD specifications. The STSMIA832 is offered in a uTFBGA package to optimize PCB space. All inputs and out
puts are equipped with protection circuits against static discharge, giving them ESD immunity from transient excess voltage. The STSMIA832 is characterized for operation over the commercial temperature range -40 C to 85 C.

s s

Order codes
Part number STSMIA832TBR May 2006 Temperature Range -40 to 85 C Package uTFBGA25 3x3mm (TAPE & REEL) Rev. 2 Packaging 3000 parts per reel 1/23
www.st.com 23