CD74ACT280| Datasheet

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)

CD54/74AC280, CD54/74ACT280
Data sheet acquired from Harris Semiconductor SCHS250A

August 1998 - Revised May 2000

9-Bit Odd/Even Parity Generator/Checker
data inputs is HIGH. Odd parity is indicated (O output is HIGH) when an odd number of data inputs is HIGH. Parity checking for words larger than nine bits can be accomplished by tying the E output to any input of an additional 'AC280, 'ACT280 parity checker.

Features
Buffered Inputs Typical Propagation Delay - 10ns at VCC = 5V, TA = 25oC, CL = 50pF Exceeds 2kV ESD Protection per MIL-STD-883, Method 3015 SCR-Latchup-Resistant CMOS Process and Circuit Design Speed of Bipolar FASTTM/AS/S with Significantly Reduced Power Consumption Balanced Propagation Delays AC Types Feature 1.5V to 5.5V Operation and Balanced Noise Immunity at 30% of the Supply 24mA Output Drive Current - Fanout to 15 FASTTM ICs - Drives 50 Transmission Lines

Ordering Information
PART NUMBER CD54AC280F3A CD74AC280E CD74AC280M CD54ACT280F3A CD74ACT280E CD74ACT280M NOTES: 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel. 2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information. TEMP. RANGE (oC) -55 to 125 0 to 70oC, -40 to 85, -55 to 125 0 to 70oC, -40 to 85, -55 to 125 -55 to 125 0 to 70oC, -40 to 85, -55 to 125 0 to 70oC, -40 to 85, -55 to 125 14 Ld SOIC 14 Ld SOIC 14 Ld CERDIP 14 Ld PDIP PACKAGE 14 Ld CERDIP 14 Ld PDIP

Description
The 'AC280 and 'ACT280 are 9-bit odd/even parity generator/checkers that utilize Advanced CMOS Logic technology. Both even and odd parity outputs are available for checking or generating parity for words up to nine bits long. Even parity is indicated (E output is HIGH) when an even number of

Pinout
CD54AC280, CD54ACT280 (CERDIP) CD74AC280, CD74ACT280 (PDIP, SOIC) TOP VIEW

Functional Diagram

I0 I1

8 9 10 5 11 12

I6 1 I7 2 NC 3 I8 4 E 5 O 6 GND 7

14 VCC 13 I5 12 I4 11 I3

I2 I3 I4 I5

EVEN

6 13 1 2 4

ODD

10 I2 9 I1 8 I0 I6 I7 I8

GND = 7 VCC = 14 NC = 3

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. FASTTM is a Trademark of Fairchild Semiconductor. Copyright 2000, Texas Instruments Incorporated