SN74ALS112A| Datasheet

SN74ALS112A| Datasheet

Datasheet preview, take a look at Datasheets before downloading (Data Sheet is available on manufacturer site)


SN54ALS112A, SN74ALS112A DUAL J K NEGATIVE EDGE TRIGGERED FLIP FLOPS WITH CLEAR AND PRESET
SDAS199A - APRIL 1982 - REVISED DECEMBER 1994

Fully Buffered to Offer Maximum Isolation From External Disturbance Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs
TYPICAL MAXIMUM CLOCK FREQUENCY (MHz) 50 TYPICAL POWER DISSIPATION PER FLIP-FLOP (mW) 6

SN54ALS112A . . . J PACKAGE SN74ALS112A . . . D OR N PACKAGE (TOP VIEW)

TYPE ALS112A

1CLK 1K 1J 1PRE 1Q 1Q 2Q GND

1 2 3 4 5 6 7 8

16 15 14 13 12 11 10 9

VCC 1CLR 2CLR 2CLK 2K 2J 2PRE 2Q

description
These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements is transferred to the outputs on the negative-going edge of the clock pulse (CLK). Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

SN54ALS112A . . . FK PACKAGE (TOP VIEW)

1J 1PRE NC 1Q 1Q

1K 1CLK NC VCC
3 4 5 6 7 8

2 1 20 19 18 17 16 15

1CLR 2CLR 2CLK NC 2K 2J

14 9 10 11 12 13

NC - No internal connection

The SN54ALS112A is characterized for operation over the full military temperature range of - 55 C to 125 C. The SN74ALS112A is characterized for operation from 0 C to 70 C.
FUNCTION TABLE (each flip-flop) INPUTS PRE L H L H H H H CLR H L L H H H H CLK X X X J X X X L H L H K X X X L L H H OUTPUTS Q H L H Q0 H L Toggle Q L H H Q0 L H

H H H X X Q0 Q0 The output levels in this configuration may not meet the minimum levels for VOH. Furthermore, this configuration is nonstable; that is, it does not persist when either PRE or CLR returns to its inactive (high) level.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright 1994, Texas Instruments Incorporated

POST OFFICE BOX 655303 POST OFFICE BOX 1443

DALLAS, TEXAS 75265 HOUSTON, TEXAS 77251-1443

2Q GND NC 2Q 2PRE

1


SN74ALS112A Datasheet ti Download PDF

Add this permalink to your bookmarks for future download of SN74ALS112A datasheet

Permalink: http://datasheet.emcelettronica.com/ti/SN74ALS112A